Abstract -This paper describes the design of a dig ital processor targeting the Class-l Generation-2 EPC Protocol for UHF RFID transponders, and proposes dif ferent techniques for reducing its power consumption.
I. INTRODUCTION
Nowadays, Radio frequency IDentification (RFID) devices find many applications in fields such as manufacturing, product distribution and sales, auto motive, transportation and customer services, and building access control [1, 2] . RFID communications use a master-slave configuration formed by a reader and a set of transponders (tags, in short) [3, 4] . Each tag has a unique identification number stored in a non-vol atile memory, which is addressed by the reader to establish the communication link. Upon the commands sent by the reader, the selected tag delivers the requested information. In the so-called sensory tags, such information might not only consist on identifica tion data but also contain environmental readouts (e.g., temperature, pressure, optical or chemical variables) obtained from an embedded sensor interface. The abil ity of sensory tags to monitor, record and even react to ambient conditions are expected to promote a new world of applications for RFIDs.
Tags are classified into active or passive depend ing on how energy is supplied to the device. Passive tags have no internal power source available, as in the case of active transponders, but they are remotely biased by the reader by means of an on-chip RF-to-DC conversion stage [5, 6] . Because of the scarce supply ing conditions, power consumption minimization is a priority for passive tags. This paper focuses on the design of the digital sec tion a passive UHF RFID sensory tag for half-duplex communications in the 860-960 MHz range. The base band processor implements the EPCTM Class-l Gener ation-2 (Gen2) protocol [7] , which is briefly reviewed in Section II. Given the complexity of the protocol, the power consumption of the baseband processor is com parable to that of the analog section of the tag [4] . Hence, it is necessary to apply low-power design strategies at its implementation. These power saving tech niques and the architecture of the baseband processor are presented in Section III. Next, Section IV shows the layout of the processor and presents extracted simula tions which confirm the system functionality and pre dict a worst-case power consumption of only 2.9/-lA at I.2V supply. Finally, Section V concludes the paper.
II. EPC GEN 2 REVIEW
The EPCTM Class-l Generation-2 (Gen2) protocol [7] is a highly flexible protocol which allows a wide variety of air interface and encoding possibilities:
• Reader to tag communications (forward link) can be done with three types of ASK modulation using £ulse-Interval Encoding (PIE) format.
• Tags communicate information to the reader (backward link) by backstretch modulating the amplitude and/or phase of the RF carrier using either I-phase space (FMO) or Miller-Modulated Subchaser (MMSC) encoding formats.
• The standard supports different data rates both at the forward (from 26.7 to 128 kbps) and backward (from 5 to 640 kbps) links.
Forward link communications is always preceded by a preamble. Fig.l(a) shows an example, corre sponding to a Query instruction. The preamble com prises a fixed-length start delimiter, a data-O symbol, a reader-to-tag calibration symbol (RT eaT), and tag-to-reader calibration symbol (TReaT). These two latter symbols are used to define the forward and back ward data rates, respectively. In other instructions, only the RTeal symbol is transmitted. The duration of RTeal is equal to the length of a data-O symbol plus the length of a data-I symbol. They are both represented in Fig.1 
where the divide ratio, DR , specified in the Query command, can be 8 or 64/3; f m is the master clock fre quency; and int(·) is an operator whose output may take on two possible integer values which are obtained by either rounding up or down its argument. In (1), such integer number depends on the a priori unknown phase relation between the local oscillator and the demodulated RF signal. The Gen 2 protocol defines tolerance margins for the different backward frequen cies which can be synthesized from (1). Ta king into account these tolerances and the timing resolution requirements of the forward link, as well as, the need for reducing the dynamic power consumption of the processor, it can be found that the minimum master clock frequency imposed by Gen2 requirements is 1.92 MHz [8, 9] .
Besides the already mentioned Query command, the EPC Gen 2 protocol defmed many others com mands/actions both for the forward and backward links. Their description is beyond the scope of this paper, nonetheless, it is worth mentioning that they all have been fully implemented in the proposed baseband processor.
III. BASEBAND PROCESSOR lIlt. Low-Power Design Strategies
Besides selecting the lowest clock frequency able to comply with the Gen2 specifications, two hard ware-level techniques have been considered for power saving. They are referred to as �lock-Qating (CG) and �lock-Management (CM) [6] .
A. Clock Gating
Power consumption can be reduced by activating the minimum number of blocks [10] . For instance, if the system has not completely interpreted a received command, there is no need to activate those blocks required for backward link communications. Clock gating builds on this idea, i.e., disabling blocks when they are dispensable [11] . This can be simply done by and-combining the clock or trigger pulses which acti vate the block with an enable flag, in accordance with the command that the processor is currently handling.
B. Clock Ma naging
Depending on the processor state, some of their blocks can operate at frequencies below the master clock. As will be shown next, depending on the com mand that is being handled, only four blocks need to run at full speed: Pie_Decoder, FSM_Core, FSM_Tx and Tx. The rest of the blocks can be clocked at a frac tion of the master frequency to save power. The lower limit of the dedicated clock frequencies is determined by the time interval between two rising edges of the demodulated input signal.
Architecture
Fig .2 shows the block diagram of the processor. It is a system controlled by a Timing Unit which gener ates the clock and trigger signals required for the decoding, encoding and processing operations. This block is responsible for the implementation of the low-power design strategies described above.
In the decoding section, a falling-edge triggered flip-flop is used to synchronize the demodulated signal coming from the analog front-end of the RFID, data _ dem, to the master clock signal. Reader to tag communications use £ulse-Interval Encoding (PIE) format and, therefore, the resulting digitized forward link, data _in, must be converted into binary format. This is accomplished in the PIE Decoder block whose output is sequentially stored in a 16-bit Shift Register block at a rate defmed by the trigger pulses, enyulse_shift. Once the preamble parameters are read, the PIE Decoder sets on the end yrea flag.
Next, the Command Decoder block evaluates the data stored in the register to identify which instruction has been sent by the reader. This is a simple task because commands in the EPC Gen 2 protocol include a field which unequivocally addresses the instruction received by the tag. Operation of the Command Decoder block is controlled by the trigger signal enyulse_cmd, a delayed version of enyulse_shift, to allow a more uniform distribution of current consump tion over time. When the command received is identi fied, the Command Decoder sets on the end_cmdflag and codifies the instruction in a 4-bit vector, cmdJD.
Besides filling Shift Register, the output of the PIE Decoder block is also transferred to a �clic Redun dancy �heck (CRe) unit for transmission error detec tion. The EPC Gen 2 protocol uses two types of CRC; 
IV. SIMULATION AND EXPERIMENTAL RESULTS
Prior to silicon integration, the baseband processor was synthesized on a Xilinx XC3S1000 FPGA for debugging purposes. After an exhaustive test, the VHDL code was found fully functional. As an illustra tion, Fig.3 shows the experimental verification of a Query command transmission at 128 kbps, and a response transmission at 640 kbps, both the maximum frequency allowed in the forward and backward link, respectively. The scopes were captured using the logic analyser Agilent 16902B. The figure shows that the processor successfully calculates the timing constants implicated in the RFID communication. clock cycles to complete a conversion and only con sumes 150n W. Fig.5 shows an exemplary post-layout simulation of the prototype, in this case, illustrating the ADC operation when the tag receives a Write command.
After an initial reset, the ADC makes five consecutive conversions which are transferred to the FSM Tx block at every adc _data ..Jeady pulse. Once the last conver sion is performed, the ADC enters in powerdown mode and the FSM Tx block averages the samples and stores the result in the EEPROM.
The power consumption of the processor was esti mated using digital and analog models for the base band-processor and the ADC, respectively, assuming maximum bit-rates for the forward and backward links. Fig.6 illustrates the dissipation per block during a com munication flux which involves five consecutive com mands, including tag selection and memory reading. In total, the processor consumes less than 2.9IlA, assum ing worst-case timing conditions. Note that the Timing Unit, FSM Tx, TX and PIE Decoder blocks are the most power-demanding elements of the processor because they are clocked at the master frequency. Anyhow, the power consumption of the latter two blocks has been considerably reduced thanks to the applied clock gat ing techniques. Table I compares the achieved performance with other implementations in the literature. As can be seen, [6] achieves lower power consumption, however, it is clocked at a master frequency of 480kHz and it does not support the complete EPC Gen2 standard. Refer ences [10], [12] and fully comply with the standard but at a higher power consumption than in the proposed processor. Finally, [13] adds an AES cryptographic 
V. CONCLUSIONS
In this work, a baseband processor for RFID appli cations targeting the EPC Gen2 protocol has been designed and implemented in a 0.35J.lm CMOS proc ess. The design was validated in a Xilinx Spartan3 FPGA, and the post-layout simulations show that the processor consumes less than 2.91.1A operating at max imum frequency allowed for the backward and forward link.
